1	<b>Binning for Semi-Custom ASICs</b>
2 3 4	Inventor: Robert Osann, Jr.
5	
6 7 8	FIELD OF THE INVENTION
9	This invention relates to the field of Application Specific Integrated Circuits (ASICs),
10	and in particular, methods and apparatus for binning relative to certain measurable
11	parameters (performance/speed-grading, power consumption, current leakage, etc.) to
12	enable a certain degree of functionality to be guaranteed when required. By way of
13	example, the description is focused mostly on speed-grading.
14	
15	CROSS REFERENCE TO RELATED APPLICATIONS AND DISCLOSURES
16	
17	This application claims the benefit of U.S. Provisional Application Ser. No. 60/426,051,
18	filed on November 13, 2002, and entitled "Binning for semi-custom ASICs," commonly
19	assigned with the present invention and incorporated herein by reference.
20	
21	BACKGROUND
22	
23	In general, binning refers to measuring semiconductor devices for certain parameters and
24	placing a specific device into different categories or "bins" according to the measured
25	parameters. Most familiar of these methods are the speed grades offered on
26	microprocessors such as Intel's Pentium processor which is offered in a number of speed-
27	grades depending on the measured performance. Binning can also be performed for a
28	variety of measurable parameters in addition to performance/speed-grading, such as
29	power consumption, current leakage, or ability to operate at certain temperature extremes,
30	to determine that a certain degree of functionality to be guaranteed when required.
31	
32	Among digital semiconductor devices, standard products are often offered in a variety of
33	speed grades (bins) at different prices - the higher performance devices selling for a

"Binning for Semi-Custom ASICs" Robert Osann, Jr., 408-313-1990, Bob@Osann.com 1 premium. ASICs however, have never been offered in different speed grades, the 2 assumption being that the performance of a completed device could fall anywhere within 3 the overall process performance window. For Standard Cells, the type of ASIC that has 4 grown the most in popularity over the last decade, this is certainly true. A standard cell 5 requires all of the masks for the fabrication process to be custom for the particular 6 customer application. Since these devices are custom for a particular customer's 7 application, all the devices on a wafer must be purchased by that customer, hence there 8 has never been a way to bin for Standard Cells.

9

However, there are other types of ASIC technology that that are semi-custom, that is they
are partially prefabricated, requiring only the metal layers or a subset of the metal layers
to be customized in order to adapt the ASIC devices to a particular customer application.
Prior to this final customization, the devices on all such wafers are the same, regardless
of the final customer application.

15

16 Semi-custom ASICs typically have all of the diffusion/poly layers and sometimes some 17 or most of the metal layers in common for all the wafers in a boat (a boat is a group of 18 wafers that are processed at the same time and/or under very similar conditions). As a 19 result, most of the diffusion-related performance level, and some of the metal layer-20 related performance level, will essentially be common to all wafers in a boat since the 21 diffusion layers and common metal layers were applied at the same time by the same 22 equipment. Other parameters, such as power consumption and or current leakage, will 23 also be similar for all wafers in a boat.

24

25 "Wafer banking" refers to storing partially completed ASIC wafers prior to application of 26 whatever metal layers are required for final customization. Traditional Gate Arrays are 27 banked prior to application of any metal layers, so the performance effect related to the 28 metal layers on one wafer is not related to that of wafers that are metalized on a different 29 day or using different equipment. However, it is known that most of the variation in 30 performance between wafer runs is due to process variations in building the diffusion and 1 poly layers as opposed to the metal layers. ASICs that have more metal layers applied

2 prior to banking will show even less variation between wafers in a boat.

3

4 Little art exists for binning partially completed ASIC wafers as evidenced by patent 5 numbers 6,399,400 and 6,133,582 previously granted to this inventor. Patents 6,399,400 6 and 6,133,582 refer to testing partially completed wafers before the final metal layers are 7 applied. Unfortunately, in a typical semiconductor fab environment, this requires the 8 wafers to be removed from the fab for testing and then re-introduced to the fab for final 9 customization - a procedure that is impractical today. An alternate method is required for 10 binning semi-custom ASICs, one that does not require wafers to be removed from the fab 11 environment until all processing steps have been completed.

12

## 13 SUMMARY

14

A method for binning (speed grading) semi-custom ASIC devices is described that does not require removing partially completed wafers from the fab line for testing. To speedgrade a new boat of partially completed wafers, a small number of wafers (1 or 2) are processed to completion while being targeted specifically for a customer design requiring only the slowest bin. These wafer(s) are then performance tested using a binning circuit and the remaining wafers in the boat are certified according to these results for their performance level and assigned to a wafer bank for later use.

22

Binning can also be performed for a variety of measurable parameters in addition to
performance/speed-grading, such as power consumption, current leakage, or ability to
operate at certain temperature extremes, in order to determine that a certain degree of
functionality will be guaranteed.

27

- 28
- 29

-3-

1	BRIEF DESCRIPTION OF THE DRAWINGS
2	
3	The present invention is described with respect to particular exemplary embodiments
4	thereof and reference is accordingly made to the drawings in which:
5	
6	Figure 1 shows a flow chart for the binning method according to this invention.
7	
8	Figure 2 shows an example wafer flow diagram for the binning method according to this
9	invention.
10	
11	Figure 3 shows how the performance of a customer design is simulated for specific
12	performance bins.
13	
14	Figure 4 shows how the performance rating for a particular bin may be assigned relative
15	to the performance that is actually measured.
16	
17	DETAILED DESCRIPTION OF THE INVENTION
18	
19	Figure 1 shows a flow chart for the binning method of the present invention. In step 101
20	a boat (a boat is a group of wafers that are processed on the same equipment and in the
21	same time-frame) of ASIC wafers (typically 24 or 25 wafers) is fabricated through
22	whatever levels of processing are required to reach the point where base-wafers (partially
23	completed, un-customized wafers) can be banked, prior to final customization. At this
24	point, the performance level of this particular boat of partially completed wafers is not
25	known, and only the lowest (least restrictive) performance level requirement for customer
26	designs can be constructed with confidence that the requirement will be met. Therefore,
27	in step 102, a small number of wafers (typically 1 or 2) is constructed, usually (but not
28	necessarily) for a prototype requirement, and where the specific customer design requires
29	only the slowest performance bin. In general terms, this would be a parameter
30	requirement corresponding to the least restrictive bin, since all wafers produced are
31	expected to fulfill the requirements of this parameter requirement. A circumstance where

this small number of wafers is not for a prototype requirement would be where it is desired to identify a number of boats with a faster speed grade, and a small number of production wafers are customized from each of a plurality of boats of new partially completed wafers in order to characterize those boats. This circumstance would arise if there are not enough slow bin designs in the prototype design queue to enable the required number of faster speed boats to be characterized.

7

8 There may be any number of performance bins, the number being 2 or greater. This9 specification shows 3 bins as an example.

10

11 In step 103, this small number of wafers is performance tested. This may be done 12 utilizing a binning (test) circuit contained on the wafer, or can alternately be done by testing a number of die using functional test patterns. The binning circuit, if present, 13 14 may reside on each ASIC die, on special test die intermixed with ASIC die, or elsewhere 15 on the wafer including the scribe lines. This performance test is used to determine the 16 fasted speed bin that the wafer(s) are capable of meeting the requirements for. Also, if 17 multiple wafers have been completed as a result of step 102, the results of step 103 can be 18 compared among these multiple wafers to determine any degree of deviation between 19 them and also the lower performance level of all, this lowest performance level being 20 what will determine the performance level of the wafer boat and its bin assignment.

21

22 A binning circuit typically consists of some kind of active circuit whose delay is easily 23 measured. This can be some kind of ring oscillator or alternately a logic circuit with a 24 delay large enough to be measured with accuracy on the tester. For semi-custom ASICs, 25 it may be useful to create a binning circuit that consists of transistors, poly connections, 26 and whatever metal layers are applied and part of the generic (common to all 27 applications) base wafer. The inputs and outputs of this binning circuit can be routed 28 very directly through the customized final metal layers so that the performance of the 29 binning circuit is very little affected by customization and therefore more accurately 30 reflects the performance of the other wafers in the bin.

31

As a result of the tests performed in step 103, the particular boat of wafers is assigned to
a specific performance bin and set aside 104 in a wafer bank for later use. Wafers may
be kept 105 in the bank for an extended period of time.

4

5 When a customer requirement for devices arises, the customer will simulate the design or 6 perform some form of timing analysis (a form of simulation) per step 106, utilizing a 7 library containing the performance characteristics corresponding to different bins, and in 8 doing so, determine the minimum performance bin required for the application. If the 9 minimum performance required corresponds to the slow bin (step 107 = Yes), wafers 10 from a previously marked slow boat stored in the wafer bank can be used, or alternately, 11 wafers from a new, uncharacterized boat may be used per step 108. If a speed grade 12 faster than the slow bin is required (step  $107 = N_0$ ), wafers must be taken per step 109 13 from the bank that have been previously marked for a bin that meets the performance 14 requirements for the application.

15

Over time, statistics for all wafers in a bin, including differences among wafers in the
same boat and differences between similar boats, can be compiled and used to adjust the
bin rating parameters.

19

20 Figure 2 shows the actual flow of wafers according to a method within the scope of the 21 present invention. First, a boat 202 of generic (un-customized) base wafers are fabricated 22 101 with the diffusion layers completed and in many cases, some number of metal layers 23 also completed. To speed-grade this boat of wafers, a small number of wafers 203 is 24 taken from the boat and processed 102 to completion targeting a customer application 25 requiring only the lowest performance bin. These wafers 203 are then tested and speed-26 graded 103 to determine the performance level of the remainder of wafer boat 202. 27 Subsequently, the remainder of wafer boat 202 is assigned to a characterized wafer bank 28 to await a customer application. There may be any number N of speed grades (N=>2), 29 however in the example shown in Figure 2, there are three bins, low-speed bin 208, 30 medium speed bin 207, and high speed bin 206.

31

1 Figure 3 explains how the performance characteristics of the three bins of Figure 2 2 correspond to the performance characteristics of the library used for the simulation and 3 timing analysis operation 106. The fastest speed bin 206 is simulated for operation only 4 in the highest performance range as shown 301. The medium range can be simulated in 5 two ways - it can be simulated to operate in a range below the fastest bin and above the 6 slowest bin, or alternately, it can be simulated as shown 303 such that a customer design 7 requiring the medium speed bin 207 will also operate if a fast speed bin wafer 206 is 8 used. Last, the slow performance range 305 can be simulated such that wafers of any 9 performance characteristic (banks 207,207, or 208) can be utilized. This is, of course, 10 useful since un-characterized wafers are often used for slow-bin applications, and wafers 11 capable of medium and fast performance levels may be used as a result. Note that the 12 breadth of performance range for all bins need not be the same. For instance, there could 13 be only two bins, one with performance range 301 and the other with performance range 14 305. 15 16 Figure 4 shows the "guard-band" 402 provided to make sure that a wafer will meet the 17 required performance level for a particular bin even if it varies somewhat in performance 18 from the initial wafer or wafers used to speed-grade the remainder of the bin. Notice that 19 rated performance range 301 is larger than performance level 401 that was measured on 20 the initial wafer(s) used to speed-grade the bin. This allows a wafer somewhat slower

- that that initially measured to be utilized while still meeting the performance requirementfor the bin.
- 23

\*\*\*\*

Therefore, methods and apparatus for binning semi-custom ASICs, have been described.

It should be understood that the particular embodiments described above are only
illustrative of the principles of the present invention, and various modifications could be
made by those skilled in the art without departing from the scope and spirit of the
invention. Thus, the scope of the present invention is limited only by the claims that
follow.

31

-7-

1	CLAIMS
2	
3	What is claimed is:
4	
5	1. A method for binning semi-custom ASIC devices including the steps of:
6	fabricating a group of partially completed generic base wafers; and
7	completing the processing for at least one wafer from said wafer group where the
8	customizing masking layers implement a design requiring the least restrictive bin relative
9	to the parameter being tested; and
10	testing said completed wafer(s) to determine which bin they correspond to relative
11	to the parameter being considered; and
12	assigning the remaining un-customized wafers in said wafer group to a specific
13	bin according to the test results; and
14	saving the remaining wafers in said wafer group for use at a later time with
15	designs that require parameters supported by said remaining wafers.
16	
17	2. The method of claim 1 further including the steps of:
18	simulating a new design compared to the rated parameter ranges for the available
19	wafer bins to determine which bins are characterized with rated parameters that meet the
20	requirements of the new design; and
21	completing the processing for at least one previously assigned, un-customized
22	wafer to customize the wafer for said new design, said un-customized wafer taken from a
23	bin whose rated parameters support the requirements of said new design.
24	
25	3. The method of claim 2 where the rated parameter ranges for wafers in a particular
26	bin are different than the parameter ranges measured during the testing step of claim 1,
27	such that a guard band is provided.
28	
29	5. The method of claim 1, where the parameter being tested is operational speed.
30	
31	5. The method of claim 1, where the parameter being tested is power consumption.

1	6. A method for binning semi-custom ASIC devices including the steps of:
2	fabricating a group of partially completed generic base wafers; and
3	completing the processing for at least one wafer from said wafer group where the
4	customizing masking layers implement a design requiring the least restrictive bin relative
5	to the parameter being tested; and
6	testing said completed wafer(s) to determine which bin they correspond to relative
7	to the parameter being considered; and
8	assigning the remaining un-customized wafers in said wafer group to a specific
9	bin according to the test results; and
10	saving the remaining wafers in said wafer group for use at a later time with
11	designs that require parameters supported by said remaining wafers, and
12	simulating a new design compared to the rated parameter ranges for the available
13	wafer bins to determine which bins are characterized with rated parameters that meet the
14	requirements of the new design; and
15	completing the processing for at least one previously assigned, un-customized
16	wafer to customize the wafer for said new design, said un-customized wafer taken from a
17	bin whose rated parameters support the requirements of said new design;
18	
19	7. The method of claim 6, wherein the rated parameter ranges for wafers in a
20	particular bin are different than the parameter ranges measured during the testing step
21	such that a guard band is provided, and wherein the parameter being tested is operational
22	speed.
23	
24	
25	

## 1 ABSTRACT

2

21

3 A binning method is disclosed for measuring semiconductor devices for certain 4 parameters and placing specific devices into different categories or "bins" according to 5 the measured parameters. Measurable parameters include performance/speed-grading, 6 power consumption, current leakage, and the ability to operate at certain temperature 7 extremes. A method for speed grading semi-custom ASIC devices is specifically 8 described that does not require removing partially completed wafers from the fab line for 9 testing. To speed-grade a new boat of partially completed un-customized wafers, a small 10 number of wafers (1 or 2) are processed to completion while being customized 11 specifically for a customer design requiring only the slowest bin. These wafer(s) are then 12 performance tested and the remaining wafers in the boat are certified according to these 13 results for their performance level and placed in a wafer bank for later use. 14 15 16 17 18 19 20